PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

BEST AVAILABLE COPY

APPi. NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER			
10064301	07/01/2002	438	SUBCLASS	2812				
				2012	HALLET			
**APPLICANT	S: Brown J	leffrey; M	ann Randy;		,			
**CONTINUIN	G DATA VERIFIEC	o: Non	ਦ					
** FOREIGN APPLICATIONS VER!FIED: N:21-2								
	IOT PUBLISH		, RESCIN					
Foreign priority cla 35 USC 119 condit Verified and Ackno		yes		ارد	ATTORNEY DOCKET NO BUR920010185			
TITLE: Method and structure for scalable, low-cost polysilicon capacitor in a planar dram								
					U.S.DEPT. OF COMM./PAT.& TM-PTO-436L(Rev 12			
	·							

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED			
		Assistant Examiner	Total Claims		Print Claim for O.G	
ISSUE FEE			DRAWING			
Amount Due	Date Paid	1	Sheets Drwg.	Figs.Drwg.	Print Fig.	
		Primary Examiner				
TERMINAL DISCLAMER		PREPARED F R ISSUE	Application Examiner			
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				
		FILED WITH: DISK	(CRF) (Attached	In pocket on rig	CD-ROM ht Inside flap)	